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Abstract— In this paper we look at the effect of 
Fringe-Enhanced-Barrier-lowering (FEBL) for high-
K dielectric MOSFETs and the dependence of 
FEBL on various technological parameters (spacer 
dielectrics, overlap length, dielectric stack, S/D 
junction depth and dielectric thickness). We show 
that FEBL needs to be contained in order to maintain 
the performance advantage with scaled high-K 
dielectric MOSFETs. The degradation in high-K 
dielectric MOSFETs is also identified as due to the 
additional coupling between the drain-to-source that 
occurs through the gate insulator, when the gate 
dielectric constant is significantly higher than the 
silicon dielectric constant. The technology parameters 
required to minimize the coupling through the high-
K dielectric are identified. It is also shown that gate 
dielectric stack with a low-K material as bottom layer 
(very thin SiO2 or oxy-nitride) will be helpful in 
minimizing FEBL. The circuit performance issues 
with high-K MOS transistors are also analyzed in this 
paper. An optimum range of values for the dielectric 
constant has been identified from the delay and the 
energy dissipation point of view. The dependence of 
the optimum K for different technology generations 
has been discussed. Circuit models for the parasitic 
capacitances in high-K transistors, by incorporating 
the fringing effects, have been presented.  
 
Index Terms— MOSFET high-k dielectric, DIBL, 
Parasitic capacitances, CMOS 
 
 
I. INTRODUCTION 
 
Continuous CMOS miniaturization necessitates the 
use of high dielectric constant materials to replace the 
thermally grown silicon dioxide as gate insulator. Some 
of the high-K materials such as Al2O3 (Kgate~10), 
HfO2/ZrO2 (Kgate~25), La2O3 (Kgate~27), TiO2 (Kgate~60-
100) have been widely investigated [1]. The main idea is 
to achieve an equivalent oxide thickness of less that 15Å 
by combining the higher K with a larger physical 
thickness to prevent direct tunneling. Some of the 
problems currently being looked at by various research 
groups include interfacial layer formation during the 
thermal process, microcrystalline film formation during 
the deposition of gate insulator, the mobility degradation 
and instability due to charge trapping. These studies are 
essential to ensure good interface between the gate 
insulator and silicon and for successful integration of the 
high-K technologies into the mainstream CMOS.   
However, with increase in Kgate, the ratio of the 
physical thickness of the gate dielectric to channel length 
increases. Therefore, the percentage of field lines 
originating from bottom of the gate electrode and 
terminating on the source/drain regions (fringing lines) 
increases compared to the field lines terminating on the 
channel, thereby weakening the gate control and 
aggravating the short-channel effects. This phenomenon 
is generally termed as Fringing Induced Barrier 
Lowering (FIBL) [2]-[7]. Over the years, several studies 
have been done to investigate the effect of FIBL on 
device and circuit performance of high-K MOS 
transistors. However, these studies do not adequately 
describe the physics behind the FIBL phenomenon, 
which is very important for designing the high-K 
transistors for future generation low power, high 
performance circuits.  Further, because of the thicker 
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gate stack in the high-K gate dielectric transistors and 
the corresponding reduction in the transistor gate 
dimensions, the parasitic capacitance components need 
to be remodeled, and their effect on the circuit 
performance must be understood.  
The scope of this paper is therefore twofold. In the 
first part of the work, we show the device performance 
issues of deeply scaled high-K MOS transistors under 
different operating bias conditions. We investigate the 
impact of change in technological parameters (overlap 
length, junction depth, dielectric stack and effective 
dielectric thickness) on the device performance of high-
K MOS transistors. The parasitic capacitances in ultra 
short channel transistors are then modeled, including the 
high-K. In the second part of the paper, we analyse the 
circuit performance issues with high-K transistors, and 
present a correlation between the device performance 
degradation and its consequences on the circuit design.  
Also, in this work, a quantitative estimate of fringing 
on the device performance is provided by extracting 
various capacitance components using Monte-Carlo 
techniques. It is shown that the device performance of 
high-K MOS transistors degrade significantly during low 
gate bias (VG) and high drain bias (VD) operation. From 
detailed simulations, this observation is linked to the 
coupling of drain-to-channel through gate insulator, 
which enhances the DIBL. For this reason, in this paper, 
this effect is  termed as Fringing Enhanced Barrier 
Lowering (FEBL). Detailed study is done to investigate 
the physics behind FEBL. Finally, we show that the 
device and circuit performance with high-K transistors 
can be improved by a proper optimization of the 
technological parameters.  
 
II. SIMULATION DETAILS  
 
Device simulations are performed using two-
dimensional (2-D) device simulator MEDICI [8]. The 
structure used for the simulation (schematic shown in 
figure 1) is based on the scaled dimensions outlined in 
the SIA roadmap [9]. A spacer technology (spacer width, 
tsp of 60nm) with heavily doped source/drain extensions 
is used. The depth of source/drain extension (Xext) and 
deep source/drain junction (Xj) is 30nm and 50nm 
respectively. Unless otherwise specified, for each 
channel length, the channel doping concentration is 
optimized to achieve a threshold voltage (VT) of 0.25V 
for transistors with Kgate=3.9 (SiO2). During the 
simulation, the permittivities of the gate dielectric are 
varied from 3.9 to 100 (this higher limit for Kgate is used 
sometime in order to bring out the underlying physical 
mechanism) keeping the effective gate dielectric 
thickness (Tox ,eff) constant at 1.5nm.  
 
 
Fig. 1. Schematic of the MOS transistor structure used for 
device simulation. 
 
The calibrated energy balance model is used along 
with drift-diffusion models to consider the spatial 
variation of carrier energy in order to account for the 
velocity overshoot and non-local transport phenomena. 
The Fermi-Dirac statistics are used to determine the 
active carrier density within the simulation structures. A 
combination of coupled and uncoupled solution 
techniques is used for the simulation of devices at room 
temperature. To isolate the degradation essentially 
arising out of fringing fields, the poly depletion and 
quantum mechanical effects are not taken into account. 
The ION and IOFF of the devices used in the simulation are 
matched with the values reported in the SIA roadmap by 
a judicious choice of models and model parameters. 
Mixed-mode simulations are used as supported by 
MEDICI for understanding the circuit performance 
issues. For this purpose, the zero carrier solution as well 
as the doping information, mesh, material properties, 
electrode contact and model information of the NMOS 
and PMOS transistors are extracted using device 
simulation module of MEDICI. The above information is 
exported to the circuit simulation module for estimating 
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the circuit performance. 
All the device capacitance extractions are extracted 
using CAPEM [10], a 3D interconnect capacitance 
extractor which can handle complex conductor and 
dielectric configurations. This capacitance extractor uses 
a floating random walk technique first proposed by by 
Lecoz and Iverson.  More details of the Monte-Carlo 
simulator can be found in ref  [10].  
 
III. EFFECT OF HIGH-K DIELECTRICS: DEVIC E 
PERFORMANCE 
 
MOS transistors are the basic unit of CMOS logic 
circuits. During logic operations it operates under two 
different bias conditions. These are, VG high-VDS low, 
and VG low-VDS high. For successful induction of high-
K transistors into the mainstream technology it is 
therefore essential to study the operation of high-K 
transistors under the above bias conditions. 
 
(a) Operation under low VD 
It is clear from previous discussions that high-K 
transistors need thicker gate dielectric for achieving 
equivalent gate capacitance and drive current as 
conventional SiO2. The higher physical gate dielectric 
thickness results in higher fringing of field lines, which 
alters the device intrinsic capacitances as  shown in figure 2. 
 
 
Fig. 2. Schematic of a MOS transistor showing various 
intrinsic capacitance components. 
 
As shown in Fig. 2, Cif_side is the fringing capacitance 
associated with the electric field lines emerging from 
bottom of the gate electrode and terminating on the sides 
of source/drain regions. Cif_top is the fringing capacitance 
associated with the electric field lines emerging from 
bottom of the gate electrode, going through the gate 
dielectric and side-wall spacer and terminating on the top 
of source/drain regions. Cgc is the gate to channel 
capacitance associated with the electric field lines 
originating from bottom of the gate electrode and 
terminating on the channel. To have a quantitative 
estimate of fringing effects, we have extracted the 
fringing capacitances using the Monte-Carlo based 3-D 
capacitance extractor, CAPEM [10]. Figure 3 shows the 
variation of Cif_side and Cif_top for different Kgate. As 
shown, more number of electric field lines are 
terminating on the inside edges of source/drain regions 
with increasing Kgate. These field lines induce an electric 
field from source-to-channel thereby reducing the 
source-to-channel barrier potential. Since the threshold 
voltage (VT) of the device is controlled by the injection 
of electrons over the source-to-channel potential barrier, 
the VT of a MOSFET decreases with increase in Kgate as 
shown in figure 4. 
Figure 5 shows the variation of Cgc for different Kgate. As 
expected, Cgc decreases with increase in Kgate thereby 
reducing the gate control over the channel. This directly 
affects the device sub-threshold swing (S), which is an 
important parameter for low power applications.  For a 
device to have good turn-off characteristics, S should be as 
small as possible. Figure 5 shows the variation of S for 
different Kgate. As can be seen, the turn-off characteristics of 
the MOS transistor are degraded when the conventional 
SiO2 is replaced by a high-K gate dielectric. This can 
further aggravate the already severe leakage issues for the 
scaled technologies when the high-K is introduced.  
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Fig. 3. Variation of Cif_side and Cif_top of a 70nm MOS transistor 
as a function of gate dielectric permittivity. The effective gate 
dielectric thickness is kept constant at 1.5nm during the 
simulation. 
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Fig. 4. Threshold voltage of a 70nm transistor for different gate 
dielectric permittivities. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5. Variation of Cgc and the sub-threshold swing (S) of a 
70nm MOS transistor as a function of gate dielectric 
permittivity.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6. Ratio of total fringing capacitance to gate-to-channel 
capacitance and threshold voltage as a function of channel 
length for a gate dielectric permittivity of 3.9 and 50. The 
effective gate dielectric thickness is kept constant at 1.5nm 
during the simulation. 
We have also looked at the effect of LG on the device 
performance of high-K MOS transistors. For this 
purpose, we have extracted Cif_side,  Cif_top and Cgc for 
different LG using the 3-D capacitance extractor. Note 
that, with the change in LG, the electric field lines 
terminating on the channel decrease due to a decrease in 
the area of gate electrode without affecting the fringing 
field lines. Therefore, the ratio of fringing field lines 
from gate to source/drain regions and field lines from 
gate to channel is a good parameter for studying the 
effect of scaling on the high-K device performance. To 
accomplish this, we have defined the total fringing 
capacitance (C f) as, 
 
Cf = 2(Cif_side + Cif_top)                      (1) 
 
Figure 6 shows the ratio of Cf and Cgc as a function of 
LG for a Kgate of 3.9 and 50. As can be seen, Cf/Cgc 
increases for lower LG and this increase is higher for 
higher Kgate. In general, one can see that the fringing 
field lines become a significant portion of total field 
lines coming from the gate electrode for transistors with 
lower LG and higher Kgate, which leads to an increased 
degradation in device performance as indicated in figure 
6 (right axis). 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 7. DIBL and off current as a function of gate dielectric 
permittivity for 70nm and 50nm channel length NMOS 
transistors. During the simulation, the equivalent dielectric 
thickness is kept constant at 1.5nm. 
 
(b) Operation under high VD 
Figure 7 shows the Drain Induced Barrier Lowering 
(DIBL) and IOFF as a function of Kgate for 50nm and 
70nm MOS transistors. IOFF is taken at a VG and VD  of 
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0V and 1V respectively. It can be seen that at higher VD 
degradation in device performance is exponential with 
Kgate and it is more severe for transistors with lower LG.  
We now explain the physical mechanism responsible 
for the above behavior. Figure 8 shows the physical 
distance (Lphysical) for a point (point A) in the channel 
(near the source) from source, drain and gate electrodes 
of a MOS transistor through different paths. Note that, 
point A is electrically coupled to the electrodes through 
paths I, II and III. In our study, we have defined the 
equivalent electrical distance (Le) of each path as the 
ratio of physical distance (Lphysical) and the dielectric 
constant (er) of the medium.  
 
Le = Lphysical / er                                             (2) 
 
 
Fig. 8. Schematic of a MOS transistor showing the coupling of 
a point near source with gate, source and drain electrodes 
through different paths.  
 
From the figure, it can be observed that the drain 
electrode is electrically coupled to the channel through 
paths II (through gate dielectric) and III (through silicon). 
The coupling through silicon is well understood and is a 
major contributor for enhanced short channel effects. 
This coupling through the channel region can be reduced 
by properly optimizing the junction depth (XJ) and using 
halos. On the other hand, the coupling through gate 
dielectric is a strong function of physical thickness of the 
gate dielectric as well as the drain-side channel overlap 
area. It may be noted that, this coupling is small (can be 
neglected) in conventional SiO2 MOS transistors due to 
the smaller physical thickness of the gate oxide and its 
lower relative permittivity as compared to the silicon. In 
the case of MOS transistors with high-K gate oxides, the 
equivalent electrical distance (Le) from gate electrode to 
the channel (path I) is kept constant by a scaling of the 
dielectric thickness in the ratio of its dielectric 
permittivity. However, the equivalent electrical distance 
between the drain and channel (path II) is not scaled 
leading to a decrease in Le in the lateral direction. Also, 
the strength of field lines originating in the drain region 
is higher in the higher permittivity dielectric, since er  
(high-K) > er (silicon). Therefore, in high-K gate 
dielectric MOS transistors the drain electrode is more 
tightly coupled to the channel through the gate insulator 
and electric field lines from the drain reach a longer 
distance into the channel. This electrically closure 
proximity of drain to source region forward biases the 
source to channel junction thereby degrading the device 
performance.  
In order to understand this coupling through gate 
dielectric (path II) further in high-K transistors, we have 
extracted DIBL for different XJ. This simulation is done 
for two transistors having overlap length (Lov) of 1nm 
and 12nm. To isolate the degradation essentially due to 
Lov, which, to first order, is a measure of coupling 
through the high-K dielectric, the effective channel 
length is kept constant at 55nm for both transistors. The 
effective gate dielectric thickness is also kept constant at 
1.5nm. The difference in DIBL (DDIBL) of transistors 
(eq. 3 ) having Lov=1nm and 12nm is calculated as a 
function of XJ for different Kgate.  
 
DDIBL = DIBL (Lov = 12nm) – DIBL (Lov = 1nm)  (3) 
 
Note that, DIBL occurs due to an electrical coupling 
between drain and source through path II and III (shown 
in figure 8). As mentioned earlier, the coupling through 
path III depends on XJ while coupling through path II 
depends on Lov. Therefore, DDIBL at a fixed XJ for a 
fixed Kgate symbolizes the coupling between source and 
drain through the gate dielectric (since coupling through 
silicon remains almost identical and cancels out). Figure 
9 shows the variation of DDIBL as a function of XJ for 
different Kgate. From the figure, it can be observed that 
for constant physical gate dielectric thickness (fixed 
Kgate), DDIBL is almost independent of X J. However, for 
fixed XJ, DDIBL increases with an increase in the Kgate 
due to higher physical gate dielectric thickness leading to 
a stronger coupling between source and drain through 
the gate insulator (path II). With scaling of channel 
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length (LG), this coupling further increases due to a 
decrease in Lphysical  resulting in a higher DDIBL. 
 
 
Fig. 9. The difference in DIBL between transistors having Lov  
of 1nm and 12nm as a function of junction depth for different 
gate dielectric permittivity. The effective channel length and 
effective dielectric thickness of the transistors is kept fixed 
during simulation.  
 
(c) Effect of technology parameters 
Note that the device performance of high-K transistors 
can be improved by minimizing the drain -to-source 
coupling through the gate insulator. In this section, we 
study the effect of technology parameters to accomplish 
this. 
 
Effect of spacer dielectrics 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 10. Variation of Cgc of a 70nm transistor as a function of 
gate dielectric permittivity for different spacer dielectric 
material. The effective gate dielectric thickness is kept constant 
at 1.5nm during the simulation. 
 
Figure 10 shows Cgc as a function of Kgate for different 
spacer dielectric permittivities (Ksp). As shown, the use 
of low-K material as spacer dielectric can well confine 
the electric field lines within the channel region thereby 
increasing the gate control. Since, different low-K 
dielectrics such as porous inorganic sol-gel based 
material (K ~ 2-2.3), Hydrogensilsesquioxane (HSQ, K 
~ 2.9), Nano-porous silica (K ~ 1.3-2.5), Aliphatic 
tetraflourinated poly-p-xylylene (Parylene AF4, K ~ 1.5), 
Poly-p-xylylene (K ~ 1.9) have been successfully 
evaluated as inter level dielectrics (ILD) in conventional 
CMOS technologies, it would be interesting to see what 
effect they would have on the device performance, when 
used as a spacer dielectric. One, of course, is aware of 
the technology issues and the process integration 
challenges of such low-K spacers. However, as can be 
seen from Fig. 10, the device performance improvement 
with low-K spacer does not look significant enough to 
warrant such an effort.  
 
 
Fig. 11. DIBL and ION/IOFF of a 70nm NMOS transistor as a 
function of overlap length. The effective channel length and 
effective dielectric thickness of the transistors is kept fixed 
during simulation.  
 
Effect of overlap length 
Figure 11 shows DIBL and ION/IOFF as a function of 
gate-to-source/drain overlap length for different Kgate. As 
can be seen from the figure, the device performance is 
improved with decrease in the overlap length. This is 
mainly due to a suppression of the drain coupling to 
channel (path II as shown in Fig. 8) through the high-K 
dielectric, which reduces with decreasing overlap length. 
Also, reducing the overlap length decreases the 
accumulation and spread resistance by a significant 
amount, thereby increasing the drive current [11]. Thus, 
the overlap length is an important parameter for 
optimizing the DC performance of short channel high-K 
MOS transistors, which would mean tighter thermal 
budgets with high-K integration.  
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Effect of dielectric stack  
Interfacial layers between high-K gate dielectric and 
the silicon are formed either intentionally or 
unintentionally. Intentional layers like thermal oxides 
(Kgate ~ 3.9), silicon nitrides (Kgate ~ 7) or oxy -nitrides 
(Kgate ~ 5) are introduced to achieve better interfacial 
properties. Inadvertently formed interfacial layers, 
however, occur during dielectric deposition stages or 
during post deposition annealing in oxygen ambient. 
This interfacial layer may be composed of low quality 
nitrided oxides/oxy -nitrides and metal silicides 
depending on the high-K dielectric chemistry and growth 
conditions [12]-[13]. 
In this section, we study the effect of low-K interfacial 
layer on the device performance of high-K MOS 
transistors. To accomplish this the simulation is done by 
keeping the bottom dielectric fixed as SiO2 and varying 
the permittivity of top dielectric (KTOP) from 3.9 to 50. 
The effective dielectric thickness (Teff) of the stack is 
kept constant at 1.5nm. 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 12. DIBL of a NMOS transistor as a function of physical 
thickness of interfacial oxide. The effective dielectric thickness 
is kept fixed at 1.5nm during the simulation. 
 
The above simulations are done for diffe rent physical 
thickness of interfacial (bottom) oxide.  
 
Teff = TOX + (KTOP/3.9) x TTOP 
 
The results are shown in figure 12. As can be seen, the 
device performance is improved when SiO2 (or a lower 
K material) is used as an interfacial layer in the dielectric 
stack. The reason for this can be attributed to the reduced 
coupling through the bottom dielectric, due to a 
suppression of path II in Fig. 8. Therefore, it can be 
concluded that a relatively lower K dielectric forming an 
interface with silicon is beneficial in controlling the 
EFBL. 
 
Effect of gate dielectric thickness 
From earlier discussions it is evident that the 
performance degradation in high-K transistors is caused 
due to drain coupling through gate insulator. This 
enhanced degradation of high-K transistors can be 
reduced by scaling the vertical dimensions (gate 
dielectric thickness) more aggressively. Figure 13 shows 
DIBL as a function of effective gate dielectric thickness 
(Teff) for different Kgate. With decrease in Teff, the gate 
capacitance (gate control) increases and the coupling 
through gate insulator (path II) reduces thereby 
improving the device performance. From figure 13(a), 
we have extracted Teff for different Kgate to achieve a 
nominal DIBL of 50mV/V. This is shown in figure 13(b). 
It can be noted that, with an increase in Kgate from 3.9 to 
30, Teff has to be decreased by ~30% to match the SiO2 
performance (at Teff of 1.5nm). This would mean 
additional mobility degradation in the high-K gate 
dielectrics from the higher gate capacitance, even if the 
dielectric-silicon interface is made as good as 
conventional SiO2. Furthermore, the decrease in Teff 
reduces VT (increases IOFF), which must be adjusted by 
increasing the channel doping (NB), which would mean 
an additional degradation in the mobility and ON 
currents. Higher NB will also increase the junction 
leakage.  
 
 
Fig. 13. DIBL as a function of effective gate dielectric 
thickness for different Kgate . 
 
Hence, by considering all the above optimization 
factors, one can summarize that; better device 
performance of high-K MOS transistors can be achieved 
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through the following steps, 
Step-1: Lower Teff to achieve required DIBL/off 
currents. 
Step-2: Reduced gate-drain overlap length. 
Step-3: Optimized channel doping to achieve required 
ION/IOFF.  
 
IV. EFFECT OF HIGH-K DIELECTRICS: CIRCUIT 
PERFORMANCE 
 
In this section, we study the circuit performance issues 
with high-K MOS transistors. Various circuit 
performance factors like delay, noise margin, power 
dissipation and power-delay product are investigated for 
different technology generations [14]-[15]. The 
observations from the above studies are analyzed using 
the parasitic capacitance model recently reported [14]. 
Optimization methods for achieving improved circuit 
performance are also proposed. 
Figure 14 shows the different parasitic capacitances 
associated with a MOS transistor. As shown, the 
parasitic capacitance referred to source or drain (CP,D  or 
CP,S) is the parallel combination of Ctop, Cpp and Cside.  
 
CP,D  = CP,S = Ctop + Cpp + Cside                              (4) 
 
Note that, CP,D  and CP,S are equal due to the 
symmetrical device structure. We have extracted CP,D 
and CP,S from 2-D device simulations using MEDICI. 
Figure 15 shows the variation of CP,D  and CP,S of a 70nm 
MOS transistor for different Kgate and Ksp. As shown, the 
parasitic capacitance decreases with increase in Kgate. 
This can be attributed to the higher physical gate 
dielectric thickness of high-K MOS transistors, as 
studied in Section III. Furthermo re, in case of low-K 
material as spacer dielectric, there is a further reduction 
in fringing, leading to a lower CP,D  and CP,S. 
We have also recently developed [14] circuit models 
for accurate extraction of parasitic components for 
scaled MOSFETs, including the effect of fringing in 
high-K MOSFETs. The final model equations (Eqn. 5) 
are given below. For further details on the approach and 
significance of the different constants, readers are 
referred to reference [14].  
 
   (5) 
 
Where, 
 
 
The total parasitic capacitance is therefore given by, 
 
Cp = 2 (Cside + Ctop + Cpp)                    (6) 
 
 
 
Fig. 14. Schematic of a MOS transistor with different parasitic 
capacitance components. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 15. Parasitic capacitance of a 70nm MOS transistor as a 
function of gate and spacer dielectric permittivity. The 
effective gate dielectric thickness is kept constant at 1.5nm 
during capacitance extraction. 
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Using mixed-mode simulations, we have analyzed the 
total energy dissipation (switching and leakage energy) 
of the static CMOS inverter for different Kgate values and 
supply voltages. The charge transferred to the second 
stage during switching (DQ) is calculated by integrating 
the switching current (ISW). This  integration is performed 
by the circuit consisting of CCCS and capacitor C1. The 
switching energy (Eswitching) is calculated by multiplying 
DQ with the voltage swing (Vswing) at the output node of 
the first stage. 
 
Eswitching  = DQVswing                                      (7) 
 
On the other hand, leakage energy is calculated using 
the following formula, 
 
Eleakage = IOFFVDDTC                                   (8) 
 
Where, IOFF is the off current, VDD is the power supply 
voltage and TC is the clock width. In our study we have 
used a TC of 400ps. Note that, IOFF has several 
components. Some of these are PN junction reverse bias 
current (I J), gate induced drain leakage current (IGIDL), 
punch-through current (IPT), gate oxide tunneling current 
(ITUN), sub-threshold leakage current (Ileak) and current 
due to DIBL (IDIBL). Among them IJ,  IGIDL, IPT are very 
small and can be neglected. Also, ITUN is expected to be 
small for high-K transistors, compared to Ileak and IDIBL . 
Thus,  
 
IOFF = Ileak + IDIBL                                             (9) 
 
Figure 16 shows total energy dissipation of a 70nm 
CMOS inverter as a function of Kgate. As shown, the total 
energy dissipation decreases with Kgate and it shows a 
minimum at Kgate of 25-30. Note that, with increase in 
Kgate the parasitic capacitance as well as delay decreases. 
This reduces Eswitching. However, Eleakage increases with 
Kgate due to an increase in the FEBL. For higher Kgate 
MOS transistors, the increase in Eleakage becomes higher 
compared to the decrease in Eswitching. Therefore, the 
characteristics of total energy dissipation show a turn 
around at Kgate of 25-30. Figure 17 shows the total energy 
dissipation as a function of delay (achieved by varying the 
power supply voltage) for different Kgate. As shown, for 
fixed energy consumption, higher performance can be 
achieved for circuits with high-K gate dielectrics. However, 
this performance improvement is limited to a narrow 
range of Kgate. 
As discussed in section III, the higher channel doping 
required in high-K transistors (required to offset the 
lower VT caused by FEBL) and the lower Teff in high-K 
transistors (for a good control of the short-channel 
effects) mean an increase in the transverse electric field. 
This degrades the on-currents due to degraded mobility 
of the transistor, even if the dielectric-silicon interface is 
assumed to be as good as SiO2. This, in turn, affects the 
circuit delay. Figure 19(a) shows delay of a 70nm 
CMOS static inverter as a function of Kgate for a very 
conservatively specified IOFF (10, 1, 0.1nAmp/mm). As 
can be seen, the delay increases after a certain Kgate. The 
initial reduction in delay arises due to the reduced 
parasitic capacitances, while the subsequent increase 
arises due to the increased channel doping, reducing the 
mobility and hence the ION.  From these characteristics, 
the existence of an optimum range for Kgate for improved 
circuit performance can be clearly observed. Also, this 
optimum Kgate is lower for stringent off-current 
requirements. Figure 19 (b) shows the delay for different 
technology generations. As the channel lengths are 
scaled, the optimum shifts towards the origin, which 
would rule out many high-K dielectrics for low power 
applications.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 17. Total energy dissipation of a 70nm CMOS static 
inverter as a function of gate dielectric permittivity. The 
effective gate dielectric thickness is kept constant at 1.5nm 
during simulation. 
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Fig. 18. Simulated total energy dissipation of a 70nm CMOS 
static inverter as a function of delay for different gate dielectric 
permittivity. The effective gate dielectric thickness is kept 
constant at 1.5nm during simulation. 
 
 
Fig. 19. Delay of a 70nm CMOS static inverter for different 
gate dielectric permittivity. The results are plotted for (a) 
Different IOFF (70nm technology) (b) Different technology 
(IOFF=10nAmp/mm). 
 
IV. CONCLUSION 
 
To summarize, in this paper we have studied the effect 
of FEBL and its dependence on different technological 
parameters (spacer dielectrics, overlap length, dielectric 
stack. S/D junction depth and dielectric thickness). It is 
shown that FEBL plays a significant role in determining 
the performance of deeply scaled high-K transistors. From 
the detailed simulations, we observe that the drain-to-
channel coupling through the gate insulator is the main 
cause of FEBL. The technology parameters required to 
minimize the coupling through the high-K dielectric are 
identified, the most important one being the gate-to-
source/drain overlap length. It is also shown that gate 
dielectric stack with a low-K material as bottom layer 
(very thin SiO2 or oxy -nitride) will be helpful in 
minimizing FEBL. The circuit performance issues with 
high-K MOS transistors are analyzed. An optimum range 
of values for the dielectric constant has been identified 
from the delay and the energy dissipation point of view. 
The dependence of the optimum K for different 
technology generations has been discussed. Circuit 
models for the parasitic capacitances in high-K 
transistors, by incorporating the  fringing effects, have 
been presented.  
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